Abstract-We describe the implementation of a focal plane array for computing the outputs of orientation-selective filters similar to Gabor filters using weak inversion transistor circuits. Both the scale and orientation selectivity of the filter can be tuned electronically. We exploit the concept of the transistor as a pseudo-conductance or diffuser, and use current, rather than voltage, to represent signals of interest. This design enables energy-efficient computation of the filter responses with similar circuit complexity, as compared with previous strong inversion designs. Test results from a 12 14 pixel array fabricated in 1.2-m technology are presented.
I. INTRODUCTION

W
E have reported implementations of one-dimensional (1-D) and two-dimensional (2-D) focal plane Gabor-type filters based on strong inversion transistor circuits [1] , [2] . The filters have complex-valued impulse responses which are complex exponentials modulated by a low-pass function. In the 2-D case, these filters are orientation selective, where the tuned orientation is determined by the direction in which the complex exponential is oscillating. The scale or width of the filter is determined by the magnitude of the spatial frequency and the bandwidth of the filter. Both the orientation and scale can be tuned electronically by adjusting external bias voltages. Processing circuits are analog, operate in continuous time, and pixel parallel.
Here, we describe the implementation of these filters using weak inversion transistor circuits. Andreou and Boahen note that the energy efficiency is maximized when transistor operate in weak inversion [3] . We exploit the concept of the transistor as a pseudo-conductance or diffuser and use current, rather than voltage, to represent signals of interest.
II. PIXEL ARCHITECTURE
For clarity, we assume 1-D images at first. The extension to 2-D is given at the end of this section.
Given a real valued input image , the complex-valued filter output is obtained by convolving the input with the convolution kernel (1) where , and are constants. Both and are assumed to be positive. These filters are similar to Gabor filters, where the convolution kernel is a complex exponential modulated by a Gaussian function [5] . An analysis similar to that given in [2] shows that the filter output can also be obtained by minimizing the following cost function: (2) This cost function is the sum of two terms: a data fidelity term, which penalizes the difference between the filter output and the input scaled by and a regularization term, which is minimized if the output is a complex exponential waveform with spatial frequency . The amount each term contributes to the cost function is controlled by . For convenience, the main steps of the derivation are given here. Differentiating the cost function above with respect to the real and imaginary parts of ( and ) and setting the results equal to zero, we find at each pixel (3) where (4) and (5) is the dc gain of the filter.
Assuming an infinite array and applying the discrete Fourier transform, we can show that is the result of applying a filter with transfer function [6] Approximating the transfer function by the continuous space transfer function 1057-7130/00$10.00 © 2000 IEEE . The gain at the center frequency is . Note that decreasing the half bandwidth increases the contribution of the regularizing term to the cost function.
A circuit implementation of the filter can be obtained by using Kirchhoff's Current Law to implement the summations in (3). Each pixel has two nodes corresponding to the two summations. Previous voltage-mode designs represented as current, and as voltages, and used linear transconductance amplifiers and resistors to implement the coefficients. This design represents both and as currents and uses current amplifiers and MOS transistors operating as "pseudoconductances" or "diffusers" [3] , [4] .
If , then the first line of each summation can be implemented by the circuit shown in Fig. 1(a) , where we assume that the transistors operate in weak inversion. The difference between and controls the value of denotes the thermal voltage. denotes a constant less than one.
The second line of the sums are implemented using current amplifiers which sense the currents leaving the drains of the transistors . Fig. 1(b) shows the circuits associated with two interior pixels in the array and a pixel at the left edge (see the discussion below regarding boundary conditions). The bias currents enable the response to , which is actually the difference between the drain currents of and to assume both positive and negative values. Recall that filter has unity dc gain. Fig. 1(c) shows the transistor level schematic of the current amplifier. The diode connected transistors are also mirrored to enable read-out of the currents and . The gain depends exponentially on the difference between source voltages and . The currents are supplied by a photodetector stage consisting of a vertical p-n-p phototransistor formed by the diffusion/well/substrate junctions and a pMOS mirror.
A. Filter Tuning and Stability
Given any desired values of and , the filter can be tuned by adjusting the voltages and so that (4) is satisfied. Note that cannot be chosen arbitrarily, since it is fixed by (5) and the condition . As long as the internal dynamics of the current amplifiers are negligible, the cost function in (2) is a Lyapunov function for the circuit and the array is stable for any choice of and . The criteria in [7] can also be applied to prove stability. However, not all values of and result in a stable network. See Fig. 2 . The boundary of stability is determined by . The array is unstable for values of and , which result in when (4) is inverted.
B. Boundary Conditions
With previous voltage mode designs, connections to pixels falling outside the edge of the array were replaced by connections to a fixed reference voltage. In this design, reflective boundary conditions are used. Pixels just outside the boundary of the array are assumed to have the same state as their neighbors inside the array. Transistors connecting to cells outside the array are deleted. For the current amplifiers, inputs which should be coming from and outputs which should be sent to pixels outside the array are connected to the pixels at the edge of the array. Connecting the outputs and inputs in this way ensures that the pixels at the edge of the array have the same number of inputs and outputs as pixels in the middle of the array. This helps to ensure that the pixels are properly biased and eliminates edge effects due to effects such as a systematic offset current in the current amplifier outputs. This offset is caused primarily by the Early effect in the pMOS mirror. The cost function can be modified to take into account these boundary conditions. Since the resulting cost (Lyapunov) function is still convex, stability is ensured.
C. 2-D Network
The cost function for the 2-D network is given by
The transfer function is
The impulse response is for , where we have the equation shown at the bottom of the page, and denotes the zeroth-order Bessel function of the second kind.
The circuit architecture is similar to the one dimensional case, with the inter-pixel connections extended both horizontally and vertically. The expressions for the coefficients and are similar to (4) with the gain determined by the constraint , i.e.,
In order to tune the array to all possible orientations, the gains of the current amplifiers must be allowed to be both positive and negative. This can be done by providing two current amplifiers, one with positive gain and the other with negative gain. At any limits both and to be less than or equivalently, periods of the complex exponential greater than four pixels. This implies that the first negative lobes of the real part of the filter output cannot be less than two pixels from the central positive peak. However, applications rarely use filters with scales smaller than this limit. The half bandwidths and can assume any positive value.
III. EXPERIMENTAL RESULTS
This section reports results from a 14 12 pixel 2-D array, which was fabricated using the 1.2-m process from AMI available through MOSIS. The cell layout is shown in Fig. 3 . Each cell contains 52 transistors. Most of the area is taken up by the current amplifiers. Total project size including pads was 2.2 mm 2.2 mm. Results from a 32 pixel 1-D version of this architecture were reported in [8] . Pixel spacing is 132 m vertically and 108 m horizontally, with a fill factor of 20%.
The array requires a power supply of 5 V. Static power dissipation of the processing circuits increases with lower spatial frequency tuning due to the larger gain and of the current amplifiers, but was less than 200 W for the results reported below with nA. The power dissipation per pixel is 1.2 W, in comparison with 51 W for previous above threshold designs [2] .
The impulse response of the filter was measured by focusing a light spot onto pixel of the array using an 8 mm lens. By adjusting the bias voltages controlling the parameters, we can tune the filter to any orientation between and (Fig. 4) . Due to transistor mismatch, there was fixed pattern noise (FPN) in the odd and even outputs. The FPN was measured with no light incident on the chip and subtracted in a digital postprocessing step. For the bias settings used in these experiments, its standard deviation ranged between 13 and 19 nA (26%-38% of the bias current). Fig. 5 demonstrates that the filter scale can be adjusted. The filter is tuned to vertical orientations, but with a larger scale than that shown in Fig. 4(a) . The size of the FPN due to mismatch mentioned in the previous step is also illustrated. The magnitude of the FPN is of the same order of magnitude as the signal in this case. However, subtraction is sufficient to recover the desired output. Since the FPN is constant in time, adaptive techniques (e.g. [9] , [10] ) may be effective in reducing it.
The effect of the orientation selective tuning is illustrated with two different inputs. Fig. 6 shows the output when the orientation tuning is fixed at , but the input image, a bar, is rotated. The largest magnitude response is obtained when the bar is has the same orientation as the filter. Fig. 7 shows the output of an image of a filled circle with the filter tuned to orientations and . Different edges of the circle are emphasized depending upon the orientation tuning.
IV. CONCLUSION
We have described a circuit architecture for focal plane Gabor-type filtering exploiting transistors operating in weak inversion. Measured results of a 14 12 pixel 2-D prototype verify the expected operation. Power dissipation is decreased by nearly two orders of magnitude in comparison with previous above threshold designs.
